Dynamically Reconfigurable Embedded Image Processing System

نویسندگان

  • Jim Nichols
  • Sandeep Neema
چکیده

Image processing uses many data processing techniques to transform the raw data or information from a sensor system into useful information from which decisions can be made. Historically, the data processing systems associated with each image processing application were tuned or optimized to that application such as machine inspection, pattern recognition, etc. In today's environment it is desirable to quickly evaluate promising techniques while maintaining minimal manpower and/or capital penalties. In this paper we will describe the implementation of a Missile Automatic Target Recognition (ATR) based on Adaptive Computing Systems (ACS) / Model Integrated Computing (MIC) techniques developed at ISIS/Vanderbilt University.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Acceleration of Optical-Flow Extraction Using Dynamically Reconfigurable ALU Arrays

An effective way to implement image processing applications is to use embedded processors with dynamically reconfigurable accelerator cores. The processing speed of these processors are not only depends on the parallelism, but also depend on the local memory utilization since the local memories are much faster than the global memory. In this paper, we accelerate the optical-flow extraction algo...

متن کامل

Towards a Dynamically Reconfigurable System-on-Chip Platform for Video Signal Processing

This paper reports ongoing work towards a dynamically reconfigurable System-on-Chip (SoC) platform for video signal processing. It consists of dedicated, statically and dynamically reconfigurable components, as well as an embedded RISC core and memory. Application-specific software libraries support control of dynamic reconfiguration of low level operations by high level instructions. Thus prog...

متن کامل

ISSCC 2003 / SESSION 2 / MULTIMEDIA SIGNAL PROCESSING / PAPER 2.7 2.7 A 1GOPS Reconfigurable Signal Processing IC with Embedded FPGA and 3-Port 1.2GB/s Flash Memory Subsystem

Increasing complexity of system design and shorter time-to-market requirements lead research towards the investigation of hybrid systems including processors enhanced by programmable logic [1][2]. A dynamically reconfigurable processing unit tightly connected to a Flash EEPROM memory subsystem is presented. The reconfigurable processing unit targets image-voice processing and recognition applic...

متن کامل

Hardware Partitioning Software for Dynamically Reconfigurable SoC Design

CAD tools support is essential in the success of today digital system design methodologies. Unfortunately, most of the classical design tools do not take into account the possibilities of reconfiguration that the FPGA component can offer. Here, we present a temporal hardware partitioning software, included in a design methodology, that uses the reconfiguration possibilities of the FPGA for the ...

متن کامل

A Networked Reconfigurable System for Collaborative Unsupervised Detection of Events

Many Applications perceive visual information through networks of embedded sensors. Intensive image processing computations have to be performed in order to process the perceived information. Such computations usually demand hardware implementations in order to exhibit real time performance. Furthermore, many of such applications are hard to be characterized a priori, since they take different ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999